Abstract-Power problem has been one of the most restricting development barriers of processor. I/O system power is an import part of the processor's power. The paper aims at I/O dynamic power of multi-cores processor, and put forwards a prospective dynamic frequency scale with clock gating power optimize method. The experimental results show that the method which we put forward can greatly reduce the dynamic power of I/O system.
INTRODUCTION
The transistor's number of single chip has been more and more with increasing size of chip. And with driving of performance, clock frequency raised continuously. Power density increased following with the power Moore lawyer. Power problem has been more and more severe. High power will increase chip's manufacturing cost, decrease reliability, and limit performance play. Low power design has been one of the most import issues of microprocessor design. Power optimization can be done at process circuit-level, architecture level and software level. With feature size shrinking, process circuit-level methods will be ineffective, and software level methods must support by hardware. But architecture level methods not only can significantly optimize power, but also can balance between power with performance, so has been the most effective direction of the optimization. Power consists of storage cell power and clock power. The total power consumption of clock will be more than 40% with running real applications [1] . Clock mesh power can be optimize by effective clock gating method. Paper [2] researched of the optimization of network of chip by clock gating method. Architecture level optimization methods includes voltage/frequency Scale [4] [5] [6] [7] , clock gating [8] [9] and low power coding techniques [10] [11] etc.
II. PROSPECTIVE DYNAMIC FREQUENCY SCALE POWER OPTIMIZE METHOD

A. Motivation
Try to stop idle I/O components' clock, and scale frequency of components which have low requests arriving rate and bandwidth utilization according to I/O components busy or not and I/O requests' information. So the dynamic power of I/O system can be reduced significantly. Figure1 showed the working flow of PDFSCG. Once some components' performance which have been scale frequency could not satisfy applications' demands, these components would enter full speed mode. If there have new requests arrive components which clock stop, the clock must be started again in advance, and can be enter scale frequency mode or full speed mode according to I/O requests pattern. To avoid effect performance, I/O bandwidth demand must be warned in advance, so clock can be restarted or scale frequency immediately. 
B. Implementation
The control signals generating of clock gating and frequency scale is the key technique of PDFSCG. We adopted fine-grained clock gating, and design independent clock gating logic for each I/O component. Clock gating control signals must be valid immediately, otherwise not only cannot optimize power, but also reduce performance. PDFSCG adopted prospective forecast according I/O data flow to generate clock gating control signals. I/O requests have two directions: from process core and memory flow to I/O(PIO requests and DMA response), and from I/O to process core and memory(DMA requests, interrupt and PIO response). As figure2 showed, we divided I/O system into several sub-modules, and noted as To reduce I/O dynamic power further, PDFSCG adopted low-weight low power I/O interface coding technique. This method can reduce synchronously switch noise of I/O drivers. PDFSCG added a bit to note whether data need reverse, so can reduce density of continuous 1 and 50% switch noise.
III. EXPERIMENTAL RESULTS
We used Spyglass tool to evaluate PDFSCG power optimization result based on the IOU module of FT multi-core processor chip designed by ourselves. We recorded one week I/O Trace of mail server, FTP server and simulation server. We used these traces as input of IOU simulation environment to get the distribution of I/O clock frequency, and generated VCD files. Spyglass tool analyzed the I/O dynamic power based on these VDC files.
Figure4 is the I/O clock frequency distribution of different trace, I/O full speed clock frequency is 600MHz. We statistic the rate of different I/O clock frequency range, zero showed I/O clock stopped, 100 corresponds to the rate which I/O clock between 0MHz with 100MHz, and so on. As figure4 shown, simulation almost work in full speed mode because always have many test programs running. For FTP server, requests are burst, so always distrusted on high frequency and low frequency. For MAIL server, almost work in low frequency mode because loads are little grained burst. Figure5 showed the IOU dynamic power of three I/O applications based on PDFSCG and design without clock gating. As figure5 showed, I/O dynamic power reduced significantly when adopted PDFSCG method. For MAIL server, the power is only half of before, for simulation server, power also reduced 10%. With the rapid development of microprocessor, power wall has been one of the most issues which restrict performance improvement. Power optimization techniques have been one of the most key techniques of microprocessor research. The dynamic frequency scale method and clock gating method are very effective methods for power optimization. How to reduce I/O dynamic power without reduce performance is main content of this paper. We adopted prospective dynamic frequency scale power optimize method optimized I/O power significantly, the future work is study on how to realize effective prospective.
